This can be a Unique sort of go through cycle implicitly dealt with on the interrupt controller, which returns an interrupt vector. The 32-little bit handle subject is ignored. Just one achievable implementation would be to deliver an interrupt acknowledge cycle on an ISA bus utilizing a PCI/ISA bus bridge. https://nathanlabsadvisory.com/isaiec/